

M66271FP

Operation Panel Controller

REJ03F0267-0200 Rev.2.00 Mar 18, 2008

Description

The M66271FP is a graphic display-only controller for displaying a high duty dot matrix type LCD which is used widely for PPC, FAX and multi-function telephones.

It is capable of controlling a monochrome STN LCD system of up to 320×240 dots.

The IC has a built-in 9600-byte VRAM as a display data memory.

All of the VRAM addresses are externally opened. Address mapping in the MPU memory space allows direct addressing of all display data from the MPU, thus providing efficient display data processing such as drawing.

The built-in arbiter circuit (cycle steal system) which gives priority to display access allows timing-free access from MPU to VRAM, preventing display screen distortion.

The IC provides interface with a 8-bit/16-bit MPU with a READY (WAIT) pin.

And this IC has a function for LCD module built-in system by lessening connect pins between MPU.

Features

- Displayable LCD
 - Monochrome STN dot matrix type LCD of up to 76800 dots (equivalent to 320 × 240 dots)
 - Maximum display duty: 1/240 (set to 240 line)

1/255 (Max)


- Display memory
 - Built-in 9600-byte (76800-bit) VRAM (equivalent to one screen of 320 × 240 dots LCD)
 - All addresses of built-in VRAM are externally opened.
- Interface with MPU
 - Capability of switching 8-bit type MPU/16-bit type MPU
 - With \overline{WAIT} output pin (Accessing register from MPU without \overline{WAIT} output. Accessing VRAM from MPU with \overline{WAIT} output.)
 - Capability of controlling \overline{BHE} or $\overline{LWR}/\overline{HWR}$ at the interface with a 16-bit MPU.
- Interface with LCD
 - LCD display data are 4-bit parallel output
 - 4 kinds of control signals: CP, LP, FLM and M
- Display functions
 - Graphic display only (characters drawn graphically)
 - Binary display only (without tone display function)
 - Vertical scrolling is allowed within memory range (small size LCD only)
- Additional function for LCD module built-in system
 - 15 kinds of interface with MPU: A <4:1>, D <7:0>, IOCS, LWR, RD
 - Accessing VRAM from MPU through I/O register
 - Capability of interfacing with 8-bit type MPU only
- 5 V single power supply
- 80-pin QFP

Application


- PPC/FAX operation panel, display/operation panel of other OA equipment
- Multi-function/public telephones
- PDA/electronic notebook/information terminal
- Other applications using LCD of 76800 dots or less




Block Diagram 1



Block Diagram 2 (In case of LCD module built-In system)



Pin Arrangement



Pin Description

Item							
MPU	D <15:0>	Input/	MPU data bus	16			
interface		Output	Connect to MPU data bus. Selecting 8-bit MPU by MPUSEL input, D <15:8> connect to V _{DD} or V _{SS}				
	A <13:0>	Input	MPU address bus Connect to MPU address bus. When selecting 8-bit MPU, use A <13:0>. And selecting16-bit MPU, use A <13:1> for the address bus with combining A <0> and BHE by the method of access to internal VRAM (Refer to figure 1). Use A <4:0> for selecting address of control register.	14			
	ĪŌĊŚ	Input	Chip select input of control register When this pin is "L", select the internal control register. Assign to I/O space of MPU.	1			
	MCS	Input	Chip select input of VRAM When this pin is "L", select the internal VRAM. Assign to memory space of MPU.	1			
	HWR	Input	High-write strobe input When this pin is "L", data write to the internal VRAM. HWR is valid only in using 16- bit MPU controlled byte access by LWR and HWR. (Refer to figure 1)	1			
	LWR	Input	Low-write strobe input When this pin is "L", data write to the internal control register or VRAM. (Refer to figure 1)	1			
	RD	Input	Read strobe input When this pin is "L", data read from the internal control register or VRAM. (Refer to figure 1)	1			
	MPUSEL	Input	8/16-bit MPU select input According to MPU, set "V _{SS} " for 8-bit MPU and set "V _{DD} " for 16-bit MPU	1			
	RESET	Input	Reset input Use reset signal of MPU. When this pin is "L", initialize all internal control register and counter.	1			
	MPUCLK	Input	MPU clock Input of MPU clock.	1			
	BHE	1 . 5					
	WAIT	Output	WAIT output for MPU This signal makes WAIT for MPU. Change WAIT "L" at timing of falling edge of overlapping with MCS and (RD or LWR or HWR). And return to "H" at synchronizing with the rising edge of MPUCLK after internal processing. (Output WAIT only when requested access from MPU to VRAM during cycle steal access.)	1			
LCD interface	UD <3:0>	Output	Display data bus for LCD Transfer the LCD display data with 4-bit parallel signal. Mutually output upper/lower data every CP output.	4			
	СР	Output	Display data transfer clock Shift clock for the transfer of display data to LCD. Take the display data of UD <3:0> to LCD at falling edge of CP.	1			
	LP	Output	Display data latch pulse This clock use both as the latch pulse of display data for LCD and the transfer of scanning signal. LP output when finish the transfer of display data of a line. Latch of display data and the transfer of scanning signal at falling edge of LP.	1			
	FLM Output First line marker signal Output the start pulse of scanning line. This signal is "H" active, the IC for driving scanning line catch FLM at falling edge of LP.						
	М	Output	LCD alternating signal output Signal for driving LCD by alternating current.				
	LCDENB	Output	LCD (ON/OFF) control signal output Output data which is set at bit "0" of mode register (R1) in control register. This signal can use for controlling the LCD power supply, because LCDENB set to "L" by RESET.	1			
Oscillator	OSC1 OSC2	Input Output	Input pin for oscillator Output pin for oscillator Generate an internal clock. For crystal oscillator or external clock signal.	1			
Others	V _{DD}	—	Power supply (source + 5 V)	7			
341010	V _{SS}	_	Ground	12			
	N.C	_	No connection	10			

Absolute Maximum Ratings

 $(Ta = 0 \text{ to } +70^{\circ}\text{C unless otherwise noted})$

Item	Symbol	Ratings	Unit
Supply voltage	V_{DD}	-0.3 to +6.5	V
Input voltage	V _I	-0.3 to V _{DD} + 0.3	V
Output voltage	Vo	-0.3 to $V_{DD} + 0.3$	V
Output current	Io	10	mA
Power dissipation	Pd	600	mW
Storage temperature	Tstg	-55 to +150	°C

Recommended Operating Conditions

(Ta = 0 to +70°C unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V_{DD}	4.5	5.0	5.5	V
Supply voltage	V _{SS}	_	0	_	V
Input voltage	VI	0	_	V_{DD}	V
Output voltage	Vo	0	_	V_{DD}	V
Operating temperature	Topr	0	+25	+70	°C

Electrical Characteristics

 $(V_{DD} = 5~V \pm 10\%,~Ta = 0~to + 70^{\circ}C~unless~otherwise~noted)$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	
High-level input voltage	All inputs except for OSC1, RESET and	V _{IH}	2.2	_	_	V	V _{DD} = 5.5 V
Low-level input voltage	MPUSEL	V _{IL}	_	_	0.8	V	V _{DD} = 4.5 V
High-level input voltage	OSC1	V_{IH}	3.5	—	_	V	$V_{DD} = 5.5 \text{ V}$
Low-level input voltage		V_{IL}			1.0	V	V _{DD} = 4.5 V
Positive-going threshold voltage	MPUSEL, RESET	V _T +	2.3	_	3.7	V	V _{DD} = 5.0 V
Negative-going threshold voltage		V _T —	1.25	_	2.3	V	V _{DD} = 5.0 V
High-level output voltage	All outputs except for OSC2 and	V _{OH}	4.1	_	_	V	V_{DD} $I_{OH} = -4 \text{ mA}$ = 4.5 V
Low-level output voltage	outputs of D <15:0>	V _{OL}	_	_	0.4	V	I _{OL} = 4 mA
High-level output voltage	OSC2	V _{OH}	4.1	_	_	V	V_{DD} $I_{OH} = -50 \mu A$
Low-level output voltage		V _{OL}			0.4	V	= 4.5 V $I_{OL} = 50 \mu\text{A}$
High-level input current		I _{IH}	_	—	10	Α	$V_{DD} = 5.5 \text{ V}, V_I = V_{DD}$
Low-level input current		I _{IL}	_	—	-10	Α	$V_{DD} = 5.5 \text{ V}, V_I = V_{SS}$
Off-state high-level output current	D <15:0>	l _{OZH}	_	_	10	Α	$V_{DD} = 5.5 \text{ V}, V_{O} = V_{DD}$
Off-state low-level output current		I _{OZL}	_	_	-10	Α	$V_{DD} = 5.5 \text{ V}, V_O = V_{SS}$
Operating supply current (Average)		I _{DD} (A)	_	_	40	mA	$V_{DD} = 5.5 \text{ V},$ $V_{I} = V_{DD} \text{ or } V_{SS}$ $fosc = 10 \text{ MHz},$ $Output = open$
Stand-by supply current		I _{DD} (S)	_	_	500	А	$V_{DD} = 5.5 \text{ V},$ $\overline{\text{IOCS}}, \overline{\text{MCS}} = V_{DD}$ Other's $V_{I} = V_{DD}$ or V_{SS} (valid)

Switching Characteristics

 $(V_{DD} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0 \text{ to} +70^{\circ}\text{C}, C_{L} = 50 \text{ pF})$

Item	Symbol	Min	Тур	Max	Unit
IOCS data access time	t _{a (IOCS-D)}	_	_	70	ns
MCS data access time	t _{a (MCS-D)}				
RD data access time	t _{a (RD-D)}				
Output disable time after IOCS	t _{dis (IOCS-D)}		_	20	ns
Output disable time after MCS	t _{dis (MCS-D)}				
Output disable time after RD	t _{dis (RD-D)}				
WAIT output propagation time after MCS	t _{pHL (MCS-WAIT)}		_	40	ns
WAIT output propagation time after WR	t _{pHL (WR-WAIT)}				
WAIT output propagation time after RD	t _{pHL} (RD-WAIT)				
WAIT output propagation time after MPUCLK	t _{pLH} (CLK-WAIT)	_	_	20	ns
CP output propagation time after OSC	t _{pd} (OSC-CP)	_	_	40	ns
LP output propagation time after OSC	t _{pLH} (OSC-LP)	_	_	40	ns
	t _{pHL (OSC-LP)}				
UD access time	t _{a (UD)}		_	40	ns
FLM output propagation time after OSC	t _{pLH} (OSC-FLM)	_	_	40	ns
	t _{pHL (OSC-FLM)}				
M output propagation time after OSC	t _{pd (OSC-M)}	_	_	40	ns
LCDENB output propagation time after OSC	t _{pLH} (OSC-LE)	_	_	40	ns
	t _{pHL} (OSC-LE)				
Data definite time before canceling WAIT	t _{pd (D-WAIT)}	0	_	_	ns

Timing Requirements

 $(V_{DD} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0 \text{ to } +70^{\circ}\text{C})$

(1) Accessing to Control Register

Item	Symbol	Min	Тур	Max	Unit
IOCS pulse width	t _{W (IOCS)}	70	_	_	ns
LWR pulse width	t _{W (LWR)}				
Data set up time before falling edge of IOCS	t _{su (D-IOCS)}	0	_	_	ns
Data set up time before falling edge of LWR	t _{su (D-LWR)}				
Data hold time after rising edge of IOCS	t _{h (IOCS-D)}	15	_	_	ns
Date hold time after rising edge of LWR	t _{h (LWR-D)}				
Address set up time before falling edge of IOCS	t _{su (A-IOCS)}	15	_	_	ns
Address set up time before falling edge of LWR	t _{su (A-LWR)}				
Address set up time before falling edge of RD	t _{su (A-RD)}				
Address hold time after rising edge of IOCS	t _{h (IOCS-A)}	15	_	_	ns
Address hold time after rising edge of LWR	t _{h (LWR-A)}				
Address hold time after rising edge of RD	t _{h (RD-A)}				

(2) Accessing to VRAM

Item	Symbol	Min	Тур	Max	Unit
MCS pulse width	t _{W (MCS)}	70	_	_	ns
WR pulse width	t _{W (WR)}				
Data set up time before falling edge of MCS	t _{su (D-MCS)}	0	_	_	ns
Data set up time before falling edge of WR	t _{su (D-WR)}				
Data hold time after rising edge of MCS	t _{h (MCS-D)}	15	_	_	ns
Data hold time after rising edge of WR	t _{h (WR-D)}				
Address set up time before falling edge of MCS	t _{su (A-MCS)}	15	_	_	ns
Address set up time before falling edge of WR	t _{su (A-WR)}				
Address set up time before falling edge of RD	t _{su (A-RD)}				
Address hold time after rising edge of MCS	t _{h (MCS-A)}	15	_	_	ns
Address hold time after rising edge of WR	t _{h (WR-A)}				
Address hold time after rising edge of RD	t _{h (RD-A)}				

(3) Clock and Accessing to LCD Display

Item	Symbol	Min	Тур	Max	Unit
MPUCLK cycle time	t _{C (CLK)}	50	_	_	ns
MPUCLK "H" pulse width	t _{WH (CLK)}	_	t _{C (CLK)}	_	ns
MPUCLK "L" pulse width	t _{WL (CLK)}		2		
OSC cycle time	t _{C (OSC)}	50*	_		ns
OSC "H" pulse width	t _{WH (OSC)}	_	tc (osc)		ns
OSC "L" pulse width	t _{WL (OSC)}		2		
CP cycle time	t _{C (CP)}	_	t _{C (OSC)} (1/n)	l	ns
CP "H" pulse width	t _{WH (CP)}	_	t _{c (osc)}	_	ns
CP "L" pulse width	t _{WL (CP)}		2 • (1/n)		
FLM pulse width	t _{W (FLM)}	_	$\frac{2 \bullet t_{C (OSC)} \bullet LPW}{(1/n)}$		ns

Note: Clock frequency of OSC1 input is less than fmax = 20 MHz.

Limit of OSC clock for the internal operation is fmax = 10 MHz.


When OSC1 is more than 10 MHz from external input, set OSC clock up to 10 MHz by using division of OSCC register.

Division is set with rising edge of OSC1 input.

1/n = Division of OSC1

LPW = Setting value of LPW register

Test Circuit



Item	SW1	SW2
t _{dis (LZ)}	Closed	Open
t _{dis (HZ)}	Open	Closed
t _{a (ZL)}	Closed	Open
t _{a (ZH)}	Open	Closed

(1) Input pulse level: 0 to 3 V

Input pulse rise/fall time: tr, tf = 3 ns

Input decision voltage: 1.5 V

Output decision voltage: V_{DD}/2

(However, $t_{\text{dis}\,(LZ)}$ is 10% of output amplitude and t_{dis} $_{(\text{HZ})}$ is 90% of that for decision.)

(2) Load capacity C_L include float capacity of connection and input capacity of probe.

Outline

M66271FP is graphic display only controller for displaying a dot matrix type LCD. This IC has a built-in display data memory (VRAM) which is equivalent to 320×240 dots LCD.

Control register

When access the control register from MPU side, use \overline{IOCS} , \overline{LWR} , \overline{RD} , A <4:0> and D <7:0>. Refer to table 1, when set control type inputs.

Control registers are R1 to R8 for the normal mode function and R9 to R11 for the exclusive register for the LCD module built-in system.

VRAM

When access VRAM from MPU side, use \overline{MCS} , \overline{HWR} , \overline{LWR} , \overline{RD} , \overline{BHE} , A <13:0> and D <15:0>. And enable to correspond to both 8-bit and 16-bit MPU by using MPUSEL input. Refer to figure 1 and table 2 to 6 for a form of VRAM and input setting for 8/16-bit MPU.

• Cycle steal system

Cycle steal is interact method of transferring display data for LCD from VRAM and accessing VRAM from MPU on the basic cycle of OSC.

Basic timing is two clocks of OSC, and assign first clock to the access from MPU to VRAM and second clock to the transfer of display data from VRAM to LCD.

In accessing VRAM from MPU, output \overline{WAIT} . Change \overline{WAIT} to "L" at the timing of the falling edge of overlapping with \overline{MCS} and $(\overline{RD}$ or $\overline{LWR}/\overline{HWR})$. And return to "H" at synchronizing with rising edge of MPUCLK after internal processing.

Cycle steal system can transfer data with more efficient. This function access with the cycle steal method as taking \overline{WAIT} for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD. On other side, don't output \overline{WAIT} for keeping throughput of MPU during horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

Refer to the following description of cycle steal.

Output to LCD side

LCD display data UD <3:0> output synchronized with the rising edge of CP output per 4 bits.

LP output synchronized with the falling edge of OSC when finish the transfer of display data for a line. Enable to adjust the fittest value of the frame frequency requested by the LCD PANEL side with adjusting pulse width by LPW register.

FLM output, when finish the transfer of display data of 1st line.

M output is the LCD alternating signal which is signal for driving LCD by alternating current.

M-cycle enable to set variably by M-cycle variable register in line unit, and enable to utilize for preventing LCD from being inferior.

Difference in VRAM between 8-bit and 16-bit MPU




Figure 1 Difference in VRAM between 8-bit and 16-bit MPU

Combination of Control Input Pins for MPU Interface

Table 1 to 6 show conditions of input setting when access the control register and VRAM from MPU.

(1) Access control register (Use address = A <4:0>, Data = D <7:0>)

Table 1

IOCS	LWR	RD	Operation
L	L	Н	Write to control register
L	Н	L	Read from control register
Н	Х	Χ	Invalid

(2) Writing to VRAM

(2-1) When use 8-bit MPU (MPUSEL = "L", $\overline{BHE} = \overline{HWR} = "H"$: set)

Table 2

MPU						Odd	Even	Valid Data Bus
SEL	MCS	BHE	A <0>	HWR	LWR	Address	Address	Width of MPU
L	L	Н	L	Н	L	Invalid	Write	8-bit
			Н			Write	Invalid	
			Х		Н	Invalid	Invalid	
	Н		Х		Х			

(2-2) When use 16-bit MPU (In MPU controls byte access with A <0> and \overline{BHE} , MPUSEL = \overline{HWR} = "H": set)

Table 3

MPU SEL	MCS	BHE	A <0>	HWR	LWR	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
Н	L	L	L	Н	L	Write	Write	16-bit
					Н	Invalid	Invalid	
			Н		L	Write	Invalid	Upper 8-bit
					Н	Invalid	Invalid	
		Н	L		L	Invalid	Write	Lower 8-bit
					Н	Invalid	Invalid	
			Н		L	Invalid	Write	Lower 8-bit
					Н	Invalid	Invalid	
	Η	X	Х		Х			

← Even if
A <0> = "H",
enable to write

(2-3) When use 16-bit MPU

(In MPU controls byte access with \overline{LWR} and \overline{HWR} , MPUSEL = \overline{BHE} = A <0> = "H": set)

Table 4

MPU SEL	MCS	BHE	A <0>	HWR	<u>LWR</u>	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
Н	L	Н	Н	L	L	Write	Write	16-bit
					Н	Write	Invalid	Upper 8-bit
				Н	L	Invalid	Write	Lower 8-bit
					Н	Invalid	Invalid	
	Н			Х	Х			

(3) Reading from VRAM

(3-1) When use 8-bit MPU (MPUSEL = "L", \overline{BHE} = "H": set)

Table 5

Ī	MPU					Odd	Even	Valid Data Bus
	SEL	MCS	BHE	A <0>	RD	Address	Address	Width of MPU
ſ	L	L	Н	L	L	Invalid	Read	8-bit
				Н		Read	Invalid	
				Х	Н	Invalid	Invalid	
		Н			Х			

(3-2) When use 16-bit MPU (MPUSEL = "H": set)

Table 6

MPU SEL	MCS	BHE	A <0>	RD	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
Н	L	Х	Х	L	Read	Read	16-bit
				Н	Invalid	Invalid	
	Н			Х			

Note: Avoid setting combination except above, as cause of error action.

X = L or H

Description of Cycle Steal

Basic Timing

Basic timing of M66271FP is two clocks of OSC (internal clock after dividing OSC1 input).

Assign first clock to accessing from MPU to VRAM and second clock to transferring of display data from VRAM to LCD.




Figure 2 Basic Timing

Operation Cycle of MPU Access (During WAIT Output)

Writing or reading operation for VRAM during cycle steal needs 1 cycle in best case or 3 cycles in worst case, according to the condition of the internal cycle steal at staring access requested from MPU.




Figure 3 Operation Cycle of MPU Access

Function of Cycle Steal Control

M66271FP has a function for processing data of a line with more efficient. This function access with the cycle steal method as taking \overline{WAIT} for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD.

On other side, don't output \overline{WAIT} for keeping throughput of MPU during the horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

But certainly set a term of accessing with the cycle steal method by CSW register, for controlling an error action near the end of horizontal synchronous term.




Figure 4 Function of Cycle Steal Control

Handling of Oscillator Pin




Figure 5 Oscillator Pin

Additional Function for LCD Module Built-in System

As all of the VRAM address in M66271FP are externally opened for addressing VRAM from MPU directly.


When consider the LCD module built-in system, connect pins are increased.

But M66271FP has an additional function for the LCD module built-in system by lessening connect pins.


Outline of the additional function for the LCD module built-in system.

- Interface pins with MPU
 15 kinds of interface with MPU: A <4:1>, D <7:0>, IOCS, LWR, RD
- Method of accessing the internal VRAM
 Access the internal VRAM through the VRAM address index register (IDXL, IDXH) and the data port register (DP)
 which are used for I/O register.

The following show the process of accessing VRAM.



Application



Control Register

M66271FP has 9 kinds of control register.

To set mode from MPU to control register, use \overline{IOCS} , \overline{LWR} , \overline{RD} , A <4:0> and D <7:0>.

(1) Kind of control register

Control Register Table

Kind	l of Register		Α	ddre	ss					Da	ıta					
No.	Name	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Functions of Register	R/W
R1	Mode register	0	0	0	0	0	CSES	RESET		oscc		DISP	REV	LCDE	D6 to D0 set the basic mode. D7 is the status register of cycle steal state.	R/W D7 = Only "R"
R2	Horizontal display character number register	0	0	0	1	0			-		CF	₹			Set the number of horizontal display characters per line.	W
R3	Horizontal synchronous pulse width register	0	0	1	0	0				LPV	V			 →	Set the pulse width of LP per line.	W
R4	Cycle steal enable width register	0	0	1	1	0	-			— cs	sw —			 →	Set the term of cycle steal enable access during horizontal synchronous term.	W
R5	Vertical line number register	0	1	0	0	0	.			s	LT —			-	Set the number of display line of vertical direction.	W
R6	Display start address register	0	1	0	1	0	.			S	AL —			 →	Set the display start address of VRAM. Set lower 8-bit to SAL and	R/W
R7	rogiotor	0	1	1	0	0			-		;	SAH -		-	upper 6-bit to SAH. Max = $257F_H$	
R8	M cycle variable register	0	1	1	1	0	-			— М	г —			 →	Set the cycle of LCD alternating signal from M.	W
R9	Data port register	1	0	0	0	0	-			DF	·			 →	Data port register for accessing VRAM through the register.	R/W
R10	VRAM address index register	1	0	0	1	0	-			ID)	KL —			 →	Set the address for accessing VRAM. Set lower 8-bit to IDXL and upper 6-bit to IDXH.	R/W
R11	10910101	1	0	1	0	0			— —		– IDX	Ή —		-	Max = 257F _H And automatically increase in continuous address.	

Note: Data port register (DP) and VRAM address index register (IDXL, IDXH) are exclusive register, when using this IC for the LCD module built-in system.

When RESET, each register is initialize the setting which is assumed LCD size of 320×240 dots.

Then, even if each register has not setting, output the signal to LCD side, it is possible to be alternation of LCD.

(2) Description of register (2-1) Mode register [R1]

Address	R/W					Fun	ection	Reset
00000	R/W D7 = Only "R"	D7 0 1		wait a	CSES Incress Incress Incress	•	Status register for identifying active or inactive in cycle steal function. Set "1" during active with cycle steal function. CSES is for only reading, not for writing.	0
		D6 0 1		eset OF		•	Software reset. Surely return to reset off after reset on.	0
		D5 0 0 0 0	0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D3 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Division of OSC1 1 1/2 Division 1/4 Division 1/8 Division 1/16 Division	•	Set the division of OSC clock for internal operation from OSC1 input pin. When reset, OSCC = 000, OSC1 clock doesn't divide. Don't set except left table.	000
		D2 0		Display		•	Control the displaying ON/OFF of LCD. When reset, DISP = 0, set display OFF. REV (D1) set "1", and when DISP = "0" display data UD <3:0> output "1" in reversal mode.	0
		D1 0 1	N		REV display al display	•	Control normal/reversal of LCD display. When reset, REV = 0, set normal display. In using LCD of permeation method, REV = "1" has effect.	0
		0 1	L		LCDE B = "0" output B = "1" output	•	Set the output data from LCDENB output pin. When reset, LCDE = 0, LCDENB output "0" (Vss potential). This function is prepared for controlling the voltage of LCD. When the power supply is ON after finish each register setting, LCDE = "1", supply voltage of LCD. Conversely for setting power supply OFF, first LCDE = "0", the voltage of LCD is OFF. Therefore enable to prevent LCD from being unusual voltage as DC. This function use for satisfy the need of LCD.	0

(2-2) Horizontal display characters number register [R2]

Address	R/W							Fu	ınction			Rese
00010	W											28 _H
					С	R						
		D7	D6	D5	D4	D3	D2	D1	D0	Character Number	Display Dot Number	
				0	0	0	0	0	0	_	_	
			/	0	0	0	0	0	1	1	8	
		/		0	0	0	0	1	0	2	16	
		/	/			,	\downarrow			\	↓	
			/	1	1	1	1	1	1	63	504	
		cha	e numbe aracters aen rese)				·		an set to the extent of M	1ax = 504 dots (= 63	

Note: Definition of the number of display characters.

The number of display characters means data which is corresponding with 1 byte of VRAM.

In case of binary, 1 bit of VRAM corresponds to 1 dot of display, then 1 character means 8 dots of display.

(2-3) Horizontal synchronous pulse width register [R3]

Address	R/W								Fun	ction		Reset
00100	W											01 _H
					LF	PW						
		D7	D6	D5	D4	D3	D2	D1	D0	Character Number		
		0	0	0	0	0	0	0	0	_		
		0	0	0	0	0	0	0	1	1		
		0	0	0	0	0	0	1	0	2		
					,	\downarrow				\		
		1	1	1	1	1	1	1	1	255		
		He di Ae Ai	orizonta splayin djusting	al syncling data. If this plactual I	hronou ulse wi _P outp	is pulso idth is pout	e outpu possibl se is (L	e to se	LP ou	tput pin, and use for ch	er line in character unit. anging serial/parallel of alue. ration of timing with CP output.	

(2-4) Cycle steal enable width register [R4]

Address	R/W								Fun	ction		Reset
00110	W											00 _H
					CS	SW						
		D7	D6	D5	D4	D3	D2	D1	D0	Character Number		
		0	0	0	0	0	0	0	0	_		
		0	0	0	0	0	0	0	1	1		
		0	0	0	0	0	0	1	0	2		
						\downarrow				\		
		1	1	1	1	1	1	1	1	255		
			etting v	alue of set, CS			elow LF	PW val	ue.			
		Note:	whe Sur (Wh Whe	en sett ely CS nen se en 16-	ing va SW set lect 8- bit and	lue of t over bit MF d SAL	CSW 01 _H . PU, 1 I : D <0	is still byte is 0>=0,	reset indef 2 byte	(00 _H).	output indefinite data	

(2-5) Vertical line number register [R5]

Address	R/W								Fur	nction		Reset		
01000	W											F0 _H		
					SL	Т								
		D7	D6	D5	D4	D3	D2	D1	D0	Vertical Line Number				
		0	0	0	0	0	0	0	0	_				
		0	0	0	0	0	0	0	1	1				
		0	0	0	0	0	0	1	0	2				
					\downarrow					↓				
		1	1	1	1	1	1	1	1	255				
	SLT combine the setting of display driving duty of LCD.													
		 Setting of SLT is sure to adjust to the number of display line of LCD. When reset, SLT = "F0_H" (= 240 lines). 												

(2-6) Display start address register [R6, R7]

Address	R/W									Fu	nctio	n							Rese
1010	R/W																		0000 _H
SAL					SA	AΗ							S	AL				Display Start	
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	Address	
			1 /	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 _H	
		$\parallel \parallel \parallel \parallel$	/	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001 _H	
		/	/	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002 _H	
		/	/			`	Į.							\downarrow				↓	
			/	1	0	0	1	0	1	0	1	1	1	1	1	1	1	257F _H	
SAH	 When reset, SAL and SAH = "0000_H" Display start address is established by the writing data to SAH register. Even if only change SAL, surely set SAH after SAL. When select 8-bit MPU, start address set in SAL <d7 d0="" to=""> + SAH <d5 d0="" to="">.</d5></d7> When select 16-bit MPU, start address set in SAL <d7 d1="" to="">+ SAH <d5 d0="" to="">.</d5></d7> Even it selecting 16-bit MPU, enable to set display start address in character unit. 													Ç .					
When select 16-bit MPU, start address set in SAL <d7 d1="" to="">+ SAH <d5 d0="" to="">.</d5></d7>												and i	f start at D						

(2-7) M cycle variable register [R8]

Address	R/W								I	Function	Reset			
01110	W										00 _H			
					M	IT								
		D7	D6	D5	D4	D3	D2	D1	D0	Cycle of M				
		0	0	0	0	0	0	0	0	Toggle change at every 1 frame.				
		0	0	0	0	0	0	0	1	Toggle change at every 1 line (1LP).				
		0	0 0 0 0 0 1 0 Toggle change at every 2 lines.											
			↓											
		1	1	1	1	1	1	1	1	Toggle change at every 255 lines.				
	 Set the cycle of M. In case of MT = 01_H, M repeat reversal (toggle) at every 1 line (at every 1 count of LP). When reset, MT = "00_H", toggle M signal at every 1 frame. We recommend this register set suitable value for user's LCD. 													

(2-8) Data port register [R9]

Address	R/W								Fun	ction	Reset
10000	R/W										XX _H
					D	Р					(indefinite)
		D7	D6								
		F	Reading	or writ	ing 8-k	oit data	a betwe	een MI	PU and	e built-in system. I VRAM through this regis	
		• (Output ii	ndefinit	te data	when	reset.				

(2-9) VRAM address index register [R10, R11]

Address	R/W	Function									Reset								
10010	R/W										0000H								
IDXL		IDXH IDXL								Accessing									
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	VRAM Address	
			/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 _H	
				0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001 _H	
				0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002 _H	
				\					<u></u>						↓				
10100		/		1	0	0	1	0	1	0	1	1	1	1	1	1	1	257F _H	
IDXH		• It	other.																
Don't set address over 2580 _H .																			
	D6 and D7 output "0" when read IDXH																		
● When reset, IDXL and IDXH = "0000 _H ".																			

Description of LCD Display

Relation between Setting of Control Register and LCD Displaying




Figure 6 Relation between Setting of Control Register and LCD Displaying

Relation between Address of VRAM and LCD Display




Figure 7 Relation between Address of VRAM and LCD Display

Relation between VRAM Data, LCD Display and Display Start Address Register






Figure 8 Relation between VRAM Data, LCD Display and Display Start Address Register

Output Signal of LCD Side




Timing Diagram

(1) Write to Control Register ($\overline{RD} = "H"$)




(2) Read from Control Register (LWR = "H")




Note: 1. Writing/Reading operation for the control register is performed during overlapping \overline{IOCS} and $(\overline{LWR} \text{ or } \overline{RD})$. Limits of \overline{IOCS} , \overline{LWR} and \overline{RD} are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

(3) Write to VRAM ($\overline{RD} = "H"$)




(4) Read from VRAM (\overline{LWR} , \overline{HWR} = "H")




Note: 2. Writing/Reading operation for VRAM during non cycle steal access is performed during overlapping \overline{MCS} and $[\overline{LWR}\ (+\overline{HWR})\ or\ \overline{RD}]$.

Limits of \overline{MCS} , \overline{LWR} (+ \overline{HWR}) and \overline{RD} are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

(5) Write to VRAM ($\overline{RD} = "H"$)



(6) Read from VRAM (\overline{LWR} , \overline{HWR} = "H")




Notes: 3. Reading/writing operation for VRAM during cycle steal needs 1 tc (Internal) in best case or 3 tc (Internal) in worst case, according to the condition of the internal cycle steal at starting access requested from MPU. tc (Internal) = Clock cycle time after setting division of OSC1.

- Data output D in reading is established before changing WAIT to "H".
- 4. Limits of \overline{MCS} , \overline{LWR} (+ \overline{HWR}) and \overline{RD} are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.
- 5. Always once return \overline{MCS} , \overline{LWR} (+ \overline{HWR}) or \overline{RD} to "H" after canceling \overline{WAIT} output. In case of latching "L", as don't output next \overline{WAIT} , this is cause of error action.


(7) Interface Timing with LCD (OSCC = 1 division: set)

(When OSCC = 1 division, OSC clock for internal operation = OSC1 input.)

1. Transfer of LCD display data




2. LCD control signal



Note: 6. Output signal to LCD side is synchronized with OSC clock for internal operation.

When division is set to 1/2 to 1/16 by OSCC register, switching characteristics is defined by rising edge of OSC1.

Package Dimensions



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the disclosed by Renesas as substance to change without any plan protein products of the date this document, in the substance of the products of the products of the procedure of the products of



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510